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Abstract
In this work, we use Abstract State Machines (ASM) modeling language, AsmL, to deﬁne
the semantics of the SystemC system level language. ASM provides an efﬁcient methodology
for formally specifying computing systems. The SystemC semantics we deﬁned include the
SystemC simulator and non–trivial SystemC components including FIFO channels, MUTEX
channels, message queuing, request–grant protocol and SystemC FIFO hierarchical channels
with handshake protocol. Also we present the semantics of design rules for SystemC channels
including static and dynamic design rules checking. We used the executable language AsmLin
order to build an abstract SystemC simulator, this allows the speciﬁcation of SystemC designs
in ASM and their execution using the provided SystemC ASM semantics. We believe that this
work reduces the learning time and effort for understanding SystemC by providing an abstract
executable simulator.
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21 Introduction
Systems now are combinations of different types of components: microprocessors, DSPs, mem-
ories, software, etc. So there was a need for such language to ﬁll the gap between hardware de-
scription languages (HDLs) and traditional programminglanguages, thislanguage should combine
together hardware and software modeling. SystemC was introduced as a new system level design
and modeling language to overcome the problem of the growth in complexity and size of systems.
SystemC comprises C++ class libraries and a simulation kernel used for creating behavioral and
register transfer level (TRL) designs. SystemC can provide the common developmentenvironment
needed to support software engineers working in C/C++ and hardware engineers working in HDLs
such as Verilog or VHDL. The Abstract State Machines (ASM) methodology is a methodology
for formally specifying computing systems (software, hardware, or mixed). ASM methodology is
mathematically precise, yet general enough to be applicable to a wide variety of problem domains
[4]. The ASM Thesis [5] asserts that any computing system can be described at its natural level of
abstraction by an appropriate ASM. ASMs provides features to capture the behavioral semantics
of programming and modeling languages, as a wide range of these languages were deﬁned with
this notion [6].
In this work, we introduce a formal and complete semantics of the main parts of SystemC
language. It is complementary for the work of M¨ uller et. al.[10] where an ASM based SystemC
simulation semantics was introduced. We extend, however the deﬁnition to cover more complex
components of SystemC and introduce a new deﬁnition for design rules of SystemC channels
including static and dynamic design rules checking and we deﬁne the semantics of SystemC sim-
ulator based on the deﬁnition of SystemC scheduler introduced in [10]. In the work presented
before in this direction, tehre were fundamental and nontrivial parts of SystemC not well deﬁned
or still not deﬁned at all, like, for example, message queuing channel and request–grant protocol.
These SystemC components have methods that are necessary to be deﬁned in order to understand
the behavior of the these components during simulation, and to understand the operation of each
one, and the way they communicate together. The simulation process was not faithfully deﬁned,
even though a deﬁnition of the scheduler part was presented. So deﬁne SystemC simulator using
ASM rules utilizing from the deﬁnition of SystemC scheduler, with minor modiﬁcation mentioned
where it is.
We used the executable ASM speciﬁcation language AsmL [7] to model and execute SystemC
simulator. The model can be executed on different tools that support AsmL language. Provided
this model, we can deﬁne our SystemC design on the model of the simulator and execute it. This
will allow us to utilize what is availble the the tool that run AsmL speciﬁcation to test and verify
our SystemC design[3].
The remainder of this paper is organized as follows. Section 2 is a description for the compo-
nents of SystemC 2.0. In Section 3 we brieﬂy describe Abstract State Machines. Section 4 gives
an overview over related work on semantics of SystemC and the use of ASM in deﬁning semantics
of different languages. Section 5 provides the description of SystemC components under study,
and the deﬁnition of its semantics in ASMs. Section 6 concludes this work.
32 SystemC
SystemC is a modeling language based on C++ that is intended to enable system level design in
response to the need of a very fast executable speciﬁcations to validate and verify system con-
cepts. It is a system–on–chip language representing functionality, communication, software and
hardware at various system levels of abstraction. SystemC 2.0 release came to enable system-level
modeling the RTL level of abstraction, including systems which might be implemented in software
or hardware or some combination of the two [13].
SystemC 1.0 provides structural description features including modules and ports that can be
used in systems design. In addition, there exist different data types to enable modeling hardware
systems and processes to express concurrency. SystemC 2.0 introduces channels, interfaces, and
events to enable communication and synchronization between modules or processes. An interface
speciﬁes a set of access methods to be implemented within a channel where channels provides the
implementation for these interfaces. An event is a ﬂexible synchronization primitive that is used
to construct other forms of synchronization. This will enable modeling hardware signals, queues,
semaphores, memories and busses at the RTL level.
SystemC2.0 distinguishes two types of channels: primitive channels and hierarchical chan-
nels. the ﬁrst does not exhibit any visible structure, does not contain processes, and cannot access
another primitive channel directly. Hierarchical channels, on the other hand, are modules that can
have structure, contain other modules and processes, and access other channels.
Different channel types bring along different design rules. SystemC imposes rules on channels
and the way they communicate. Design rules check should be carried out before simulation starts
to ensure how many ports are connected and what the interface types are that these ports require.
This is called static design rule checking. On the other hand, dynamic design rules checking is
needed after the simulation has started to ensure that channels does not violate these rules during
simulation time.
Most modeling languages, VHDL for example, use a simulation kernel. The purpose of the
kernel is to ensure that parallel activities (concurrency) are modeled correctly. The behavior of
the simulation should not depend on the order in which the processes are executed at each step
in simulation time. The SystemC simulation kernel supports the concept of delta cycles. A delta
cycle consists of an evaluation phase and an update phase. This is typically used for modelling
primitive channels that cannot change instantaneously. By separating the two phases of evaluation
and update, it is possible to guarantee deterministic behavior, because a primitive channel will not
change value until the update phase occurs, it cannot change immediately during the evaluation
phase.
SystemC simulation kernel contains a scheduler to determine the order of execution of pro-
cesses within the design based on the event sensitivity of the processes and the event notiﬁcations
which occur. It supports both software and hardware-oriented modeling. The semantics of this
scheduler was completely deﬁned using ASM rules [10] and denotational semantics [11]. Under-
standing the scheduler is necessary to understand the simulation process.
In a layered approach, the SystemC simulation kernel forms the base layer [2]. On top of the
simulation kernel, SystemC implements dynamic sensitivity and events. This facilitates both the
modeling at higher levels of abstraction as well as the creation of reﬁned communication channels.
The next layer contains the deﬁnition of channel types and interfaces and, ports. This layer im-
plements the so-called interface method-call (IMC) scheme, which supports dynamic master/slave
relationships between processes. Parts of SystemC 1.0 are implemented on top of the channels,
4Table 1: SystemC Layered Approach
Property Remote Procedure Calls (RPC)
Signals
Channels, Interfaces and Ports
Events & Dynamic Sensitivity
SystemC Simulation Kernel
interfaces and ports layer. The IMC scheme is a generalization of the Remote Procedure Calls
(RPC) scheme. So, the RPC scheme is implemented on top of the other four layers. Table 1 shows
the approach [2].
3 Abstract State Machines
Sequential ASMs were introduced in [4] including distributed characteristics. We present here
ASM features that are necessary to understand this work.
3.1 States
States are given as many–sorted ﬁrst–order structures. A structure is given with respect to a sig-
nature which is a ﬁnite collection of function names, each of a ﬁxed arity. The given structure
ﬁxes the syntax by naming sorts and functions. An algebra provides domains (i.e., carrier sets) for
the sorts and a suitable symbol interpretation for the function symbols on these domains, which
assigns a meaning to the signature. Therefore, a state is deﬁned as an algebra of a given signature
with domains and an interpretation for each function symbol.
A vocabulary is a ﬁnite collection of function names, each with a ﬁxed arity. Every ASM
vocabulary contains the following logic symbols: nullary function names true, false, undef, the
equality sign, the names of the usual Boolean operations, and a unary function name Bool. Some
function symbols (such as Bool) are tagged as relations.
A state
￿ of vocabulary
￿ is a non–empty set
￿ (the superuniverse of
￿ ), together with in-
terpretations of all function symbols in
￿ over
￿ . A function symbol
￿ of arity
￿ is interpreted
as an r–ary operation over
￿ ; if
￿
￿
￿
￿
￿ ,
￿ is interpreted as an element of
￿ . The interpretations
of the function symbols true, false, and undef are distinct, and are operated upon by the Boolean
operations in the usual way. The value undef is used to code functions whose value is outside the
indicated domain.
3.2 Locations and Updates
A state transition into the next state occurs when dynamic functions change their evaluation. Lo-
cations and updates capture this notion.
A location of a state is a pair
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿ , where
￿ is a dynamic function symbol and
￿ is a
tuple of elements in the domain of the function. The element
￿
￿
￿
￿
￿
￿ at a state is the value of the
location
￿
￿
￿
￿
￿
￿
￿
￿ in that state.
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￿ is a location and
￿
￿
￿
￿ , the update value, is a value in the function
domain. To ﬁre an update at a state, the update value is set to the new value of the location. As a
consequence, the overall dynamic function
￿ is redeﬁned to map the location onto the new value.
3.3 Transition Rules
Transition rules deﬁne the state transitions of an ASM. While terms denote values, transition rules
denote update sets, which deﬁne the dynamic behavior of an ASM. At each state all update sets
are ﬁred simultaneously which causes a state change. All locations that are not referred to in the
update sets remain unchanged.
ASM runs starting in a given initial state are determined by a closed transition rule declared to
be the program. Basic transition rules are skip, update, block, and conditional rules.
The skip rule is the simplest transition rule. This rule speciﬁes an “empty step”. No function
value is changed. It is denoted as
￿
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￿
The update rule is an atomic rule denoted as
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It describes the change of interpretation of function f at the place given by (
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￿ ) to the
current value of term t.
A block rule is a group of transition rules. Sub-transitions rules within a block rule (
￿
￿
￿ and
￿
￿
￿ be-
low) are ﬁred simultaneously. All transitionrules that specify the behavior of the ASM are grouped
into a block, namely the program), indicating that all of them are ﬁred simultaneously.
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A conditional rule speciﬁes a guarded execution.
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,
￿ and
￿
￿
￿ denote arbitrary transition rules. The
condition rule is ﬁred in state
￿ by evaluating the guard
% in
￿ , if it evaluates to true
￿
-
￿ ﬁres,
otherwise
￿
￿
￿ ﬁres.
The ASM executable language is called the Abstract state machine Language or AsmL. AsmL
is integrated with Microsoft’s software development environment including Visual Studio, Word,
and Component Object Model (COM). AsmL effectively supports speciﬁcation and rapid proto-
typing of different kinds of models.
64 Related work
In this section we ﬁrst describe the previous work on formalizing semantics of SystemC, then we
describe the use of ASM ito deﬁne semantics of different programming and modeling languages.
Salem [11] presented formal semantics of a synchronous subset of SystemC using denotational
semantics. The delta cycle was formulated using function domains. Physical time was modeled on
the clock period level. A description style based on deﬁning two types of processes: Synchronous
and Combinational was also proposed. The semantics of the SystemC methods and threads limited
to this description style were deﬁned. The evaluate and update phases of SystemC scheduler have
been formulated for both timed and immediate notiﬁcations.
This work provides the description of the above parts only using general syntactic rules. It does
not provide any speciﬁc deﬁnitions for basic SystemC components and processes; like wait or no-
tify. The provided semantics, as all denotational semantics, were compact, precise, and providing
a rigorous way to understand the SystemC as programming or modeling language. However, the
introduced deﬁnitions were more abstract and less implementation–dependent than what a mod-
eling language (C++ based) would require, because SystemC users care more for the behavior of
the language, the implementationand interaction between different components, and how synchro-
nization is maintained during simulation time.
M¨ ulleret. al. [8]ﬁrstpresentedasemanticsdeﬁnitionofSystemC.0thatcoversmethod,thread,
and clocked thread behavior. The semantics includes watching statements, signal assignment,
and wait statements using the notion of Abstract State Machines. After that M¨ uller [10] deﬁned
semanticsof someparts of SystemC 2.0. These parts includesignalsupdates for primitivechannels
with write() method only, notify, notify delay, cancel, and next trigger for SystemC events and
dynamic sensitivity, wait() method for synchronization of threads, and ﬁnally SystemC scheduler.
This work nicely describes the above components using the theory of ASMs, specially Sys-
temC scheduler, however, there are still fundamental parts of SystemC that were not deﬁned, in-
cluding some SystemC primitive and hierarchical channels, design rules for SystemC channels,
and the semantics of SystemC simulator. There are nontrivial components introduced in SystemC
2.0 that their semantics should be deﬁned in order to understand its behavior and how different
components work and interact. Examples of these a message queuing channel and a request–grant
protocol. These SystemC components implement methods that interact between each others and
triggers other methods with dynamic or static sensitivity, they also have some synchronization to
maintain the correct operation of these channels. The way of interaction and synchronization can-
not be ignored when talking about operational semantics because it is necessary to understand the
simulation process.
However, we consider our work complementary to the work presented before, since all to-
gether will provide a more comprehensive deﬁnition for SystemC components and the simulation
semantics of SystemC. We present this work utilizing from many aspects of the deﬁnitions of some
SystemC methods and SystemC scheduler as presented in [10].
ASMs have been extensivelyused in the deﬁnition of different modeling and hardware descrip-
tion languages (HDLs). B¨ orger et. al. [1] presented a formal deﬁnition of the VHDL’93 simulator
with ASMs. The speciﬁcation was deﬁned in terms of ASM transition rules modeling the relevant
behavioral constructs of VHDL’93. Sasaki [12] provided a formal semantic analysis for Verilog–
HDL and VHDL in order to give the simulation model especially focusing on signal scheduling
and timing control mechanism. In another work for M¨ uller et. al. [9] introduced a deﬁnition of
the SpecC language semantics that covers the execution of SpecC behaviors and their interaction
7with the kernel process. The semantics include wait, waitfor, par, and try statements as they are
introduced in SpecC.
ASMs also have been used in describing the semanticsof programminglanguages such as Java,
C, C++, COBOL, SDL, Prolog, Process Description Language (PDL), SDL-2000, and SML. The
complete references are available on ASM web site [6]
5 Semantics of SystemC
In this section we provide and ASM based semantics for SystemC channels, design rule checks,
and SystemC simulator. Notiﬁcation of events is achieved by calling the notify() method with no
arguments which is called immediate notiﬁcation. Processes sensitive to the event will run during
the current evaluation phase. notify() can also be called with a zero time argument, which is called
delta notiﬁcation. Processes sensitive to the event will run during the evaluation phase of the next
delta cycle. Finally notify() can be called with a non–zero time argument which is called timed
notiﬁcation. Processes sensitive to the event will run during the evaluation phase at some future
simulation time. The notify() method cancels any pending notiﬁcations, and carries out various
checks on the status of existing notiﬁcations. The SystemC simulation kernel does not impose
any order on processes that are simultaneously ready–to–run. In our deﬁnition, we treate different
kinds of notiﬁcations sperately. Immediate notiﬁcations are not shown in this deﬁnition since
they are implied in the execution of a method, which we treate abstractly here. Timed and delta
notiﬁcations are shown below within the simulator deﬁnition. Events notify type can be immediate
(
￿
￿
￿
￿
￿
￿
￿ ), at speciﬁc simulation time (
￿
￿
￿
￿
￿
￿
￿
￿
￿ ), or at the next SystemC delta cycle (
￿
￿
￿
￿
￿
￿
￿
￿
￿ ).
The vocabulary of our semantics includes
￿ which is the set of timed events,
￿ the set of delta
events,
￿ SystemC zero time, and
￿
￿
￿ the current simulation time.
The description of SystemC components is based on the Functional Speciﬁcations for SystemC
[2] and SystemC website [14].
5.1 SystemC Channels
Channel accesses can be decomposed into evaluation step and update step. This will enable han-
dling simultaneous actions in both simple and specialized primitive channels such as read and
write operations in the case of a queue or simultaneous bus requests issued by several bus masters.
The evaluate step is executed when an interface method of the channel is invoked. This interface
method is executed in the context of the calling process during the evaluate phase of a delta cycle.
The update step, if requested, is executed in a separate context during the update phase of a delta
cycle. The update step is required in cases where: simultaneous actions have to be serialized, or
any form of arbitration or resolution is required in order to make the channel access deterministic.
The update step is carried out when necessary only.
5.1.1 SystemC signal
We provide the semantics of the update method only for this type. The method read is trivial,
and method write was faithfully described in [10]. The update method as described in SystemC
documentation ensures deterministic behavior in the case of simultaneous read and write actions.
If the new value of the signal is equal to the current value, then no update is needed. If the value
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5.1.2 SystemC FIFO
The SystemC FIFO primitivechannel is part of SystemC 2.0. It provides methods for blocking and
non–blocking I/O and some additional methods to query the status of the channel. The blocking
methods ensure the dynamic sensitivity where we can not explicitly declare the calling process to
be sensitive to the FIFO.
The read method checks ﬁrst if the channel is empty, then it waits until a data writing event
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been added to the channels update array, it is reset to false after the update is performed in the
primary channel base class. The semantics of read method is:
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Where the semantics of wait(sc even) is faithfully deﬁned in [10], and the semantics of
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is a Boolean expression and
￿ is an executable command.
The write method similarly behaves like read method. Its semantics of is deﬁned as follows:
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Non–blockingread and write do wait not for a read or write event if the channel cannot perform
the operation, instead, it just suspends the method, otherwise, if the operation is doable, data is
popped out of channel in case of read or pushed into channel in case of write, and then the channel
is scheduled for update in the next delta cycle. Below is the semantics of non–blocking read,
non-blocking write can be deﬁned similarly.
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The notion
￿
￿
￿ means: after executing the command
￿ the expression evaluates to the value
￿ .
The method update notiﬁes the set of processes are that are suspended on a read or write even
when any of these occurs, these processes will resume execution at the next delta cycle. The
method checks ﬁrst if data has been written to the channel, by checking
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removes the data written event (
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set of delta events (
￿ ), set its time to next delta cycle, and ﬁnally set the event type into
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event. Similar steps take place if data has been read from the channel.
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5.1.3 SystemC MUTEX
This channel is part of SystemC 2.0 only. It performs FIFO queuing of pending requests and
issues a warning if multiple requests are issued during the same delta cycle. The MUTEX (mutual
exclusion) channel is owned into only one process during any delta cycle at simulation time. If the
channel is not locked, it is given to the ﬁrst process that issues a request. Only the process that
locked the MUTEX is allowed to unlock it. Dynamic sensitivity is used to suspend processes that
request locking the channel when it is already locked, and and later resume them. The SystemC
MUTEX primitive channel can be used to model shared variables, either through inheritance by
deriving a shared variable channel from the MUTEX channel or by convention where access to a
certain variable is protected by a MUTEX.
The lock method keeps trying to take ownership of the channel while it is in use by another, the
process will wait on freeing MUTEX channel event (
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target channel is still in use. When it is freed, the process takes ownershipof the channel, and it can
unlock it later. The method, trylock tries one time to take ownership of the channel, it either fails
or succeeds. The unlock method frees the channel (if process is the current owner of the channel)
and triggers other processes that are suspended on freeing channel event in the next delta cycle.
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5.1.4 Message Queue
This channel illustrates a channel which cannot be used without ports and supports per–port con-
ﬁguration information through channel attribute and in a specialized port. The message queue
channel uses two port attributes: a priority and a non-blocking ﬂag. The priority attribute is stored
inthe specialized port, while thenon-blockingﬂag attributeisstored inthe channel. Both attributes
can be changed dynamically, i.e., methods are provided in the interface and the specialized port to
read and write the attributes.
The message queue channel provides two basic methods: send() and receive(). In both meth-
ods, the priority port attribute is used as request priority, when multiple processes are waiting to
queue a message or dequeue it. In the send() method, the priority attribute is also used as message
priority for the underlying priority queue that stores the messages. The nonblocking ﬂag port at-
tribute is used to make the send() and receive() methods either blocking (default) or non–blocking.
The send method ﬁrst checks if there is no space available in the messages priority queue
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￿ ). If this is the case, then the port sending the message is enqueued according
toitspriorityandmappedintoa newlycreatedsendacknowledgmentevent(
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￿ ). This map is necessary for the update
phase later in order to notify channels that are sensitive to the event corresponding to the port
sending the message. After that, the send method is suspended waiting on a send acknowledgment
event (
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￿ ). At this point the message priority queue is ready to enqueue the message
and the channel is scheduled for update at the next delta cycle.
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The receive method behaves in similar way; if there are no messages in the message priority
queue (
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￿ ), or there are any receive requests already pending in the receive request
ports priority queue (
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￿ ), then the port receiving the message is enqueued
according to its priority and then mapped into a newly created receive acknowledgment event
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receive methodisthensuspendedwaitingonareceiveacknowledgmentevent(
￿
!
￿
!
￿
￿
￿
!
￿
￿
￿
￿
￿
!
￿
"
￿ ).
At this point, the channel is ready to take the message with the highest priority in the messages
priority queue, and the channel is scheduled for update at the next delta cycle.
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The update method veriﬁes that there is apace in the messages priority queue and there are
send requests in send requests priority queue (
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￿ ), so that it can extract the
message with the highest priority, remove the send acknowledgment event from these events ar-
ray, and assign the corresponding event (mapped before to the port) to a newly created event
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￿ ). Then delta cycle notiﬁcation is performed. The same procedure is done for
receive operation.
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5.1.5 Request Grant Protocol
This protocol deals with two SystemC channels, master and slave, that are sharing one port. Only
one master and one slave can be connected to the port at one time. During a
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￿ oper-
ation, the method veriﬁes that the channel is not already requested, otherwise, it waits on the no–
request event (
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￿ ). Data then is stored in the an update variable (
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￿ ) is enabled (which means that a master
channel has already written to this port), and ﬁnally channel is added to channels update array for
future update.
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To perform a read operation, the channel has to be granted to the master port. So it waits on
a grant event (
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After that the port reads the current value, projected signals grant and request are disabled, and
ﬁnally channel is scheduled for later update.
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ThemethodsreadSlaveandwriteSlavebehavesinsynchronizationwithreadMaster andwriteMas-
ter as shown below.
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After updating channel with new values, the update method notiﬁes processes that are sensitive
to request even (
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grant event (
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5.1.6 FIFO with handshake protocol
This hierarchical FIFO channel uses the same interface as the primitiveFIFO channel. The channel
contains a module that is clocked and uses a handshake protocol for reading and writing. The
channel corresponds the handshake to read and write requests at a positive clock edge if there is
such a request. Hierarchical channels are used when users would want to be able to explore the
underlying structure. Also when channels contain processes or other channel.
We provide the semantics of the two basic methods of these channels types; read and write
methods for the SystemC FIFO clocked channel. This channel is connected into read and write
clockedhandshakechannels. Thewritemethodﬁrstchecksifwriteisenabled(
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￿
￿
￿
￿
!
￿
#
￿
￿
￿
￿
￿
￿
￿
￿
￿
%
$
￿
￿
￿
￿
!
￿
"
￿
￿
￿
!
￿
￿
%
"
￿
￿
￿
￿
)
!
￿
"
￿
￿
￿
￿
￿
￿
￿
￿
￿
!
￿
"
￿
￿
￿
!
￿
￿
%
"
￿
￿
￿
￿
￿
￿
￿
￿
’
!
￿
￿
)
￿
"
%
!
*
#
￿
￿
!
￿
"
￿
￿
!
￿
"
-
#
￿
￿
￿
￿
￿
￿
!
￿
￿
￿
￿
￿
￿
￿
%
"
￿
￿
￿
￿
#
￿
￿
￿
￿
￿
￿
￿
!
￿
!
￿
"
’
!
￿
￿
￿
￿
￿
￿
￿
￿
’
!
￿
￿
￿
￿
￿
￿
￿
￿
￿
!
￿
￿
￿
￿
￿
%
"
￿
￿
￿
￿
￿
￿
￿
￿
’
!
￿
￿
)
￿
"
%
!
*
#
￿
￿
!
￿
"
￿
￿
￿
￿
￿
￿
!
￿
!
￿
"
’
!
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
!
Similarly, the read method ﬁrst checks if read is enabled (
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are all used in the clocked handshake write channel when writing data to the FIFO channel, (and
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￿ are all used in the clocked handshake read
channel. These variable will maintain synchronization between the read and write channels.
5.2 Design Rules
Each SystemC channel requires speciﬁc number of ports to be connected to it, or arbitrarily unlim-
ited in some cases. When a channel is created, it has to pass design rules check in order to make
sure that the number of ports connected is allowed. This is called static design rules checking. on
the other hand, a channel may impose that only one process can perform an I/O operation at one
time, so the channel has to pass design rules checking when processes access the channel. This is
called dynamic design rules checking.
The sc signal channel demonstrates how to do dynamic design rule checking in addition to
static design rule checking. During static design rule checking, the channel makes sure that only
one writer port is attached. If the type of the port to be connected (
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port, then it can be connected without any check.
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During dynamic design rule checking, the channel checks that there is only one driver process
writing to the channel. If a process (
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should be veriﬁed that there is no driver process (
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the driver process that is trying to write to the channel.
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The MUTEX channel allows only one owner and it has to pass dynamic design rules checking
when any process tries to take ownership of the channel, the method trylock previously deﬁned
17implies this rule checking.
SystemC FIFO channel and clocked handshake FIFO channel require that only one reader and
one writer be connected to the channel, so only static design rules checking is needed. Similarly, in
the request–grant protocol, only one master and one slave channel can be connected at anytime, so
only static design rule checking is needed. We show below the static design rules for the request–
grant protocol.
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The message queue channel allows any number of ports to be connected, so there are no design
rules check needed. This design rule is simply deﬁned with the
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￿ ASM rule.
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5.3 SystemC Simulator
The SystemC simulation kernel uses the concept of delta cycles to modelling primitive channels
that cannot change instantaneously and ensure the deterministic behavior of the components. In
SystemC however, the language allows non–determinism. For hardware modelling, this is unac-
ceptable. But for software modelling, this might represent a system where a shared variable is
used, and where non–determinism is not important, what is necessary is to guarantee that two pro-
cesses cannot simultaneously access the variable. So, in software modeling, it is useful to be able
to cause a process to run without executing the update phase. This requires events to be notiﬁed
immediately through immediate notiﬁcation which may cause non–deterministic behaviour. Some
concepts such as mutual exclusion (MUTEX) or semaphores to cope with such situations.
We deﬁne below SystemC simulator with ASM rules. A sequence of steps is used to clarify
the deﬁnition, each step is deﬁned and explained below. During simulation time, simulation status
can be one of the following:
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The initialize step ﬁrst checks for a user stop request, then it sets to simulation end time
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pares all method processes and threads processes for simulation
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space in memory. The runnable processes table (
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of threads handlers (push queue and pop queue) and similarly two queses of method handlers.
One queue is used to push scheduled processes at current delta cycle resulted from immedi-
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￿ step, we ﬁrst update the current simulation time, if there are no
more timed notiﬁcations, then
￿
￿ is set to
￿ , otherwise, it is the time of the event in
￿ smaller than
all other events times. Then all timed events are processed, if there are any runnable processes
and we did not exceed simulation time, then we resume executing runnable processes by toggeling
runnable processes table. However, if, after processing timed events, there are no runnable pro-
cesses, we advance simulation time, and process timed events again.
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The schedular semantics, quoted from [10], is shown below to clarify the full simulation steps.
The semantics of each step are also deﬁned in the same reference. However, the last two step
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So, to be consistant with the overall simulation process and be able to deﬁne delta and timed
notiﬁcations we would deﬁne the scheduler as follows:
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Figure 1 shows a ﬂow diagram for SystemC simulation process.
We chose the AsmL language to model the SystemC simulator in order to use it as an underly-
ing engine to execute the abstract AsmL model of the design. The main purpose of this execution
is to generate FSMs for the model under test. The .NET format can also be generated if the ap-
propriate compiler is used (not provided by AsmL tester). We can generate test suites and conduct
conformance tests on the basis of a model using the AsmL Tester tool. Figure 2 shows the general
framework for semantics execution.
6 Conclusion
We have provided a faithful and common formal semantics for SystemC main parts including
primitive and hierarchical channels, SystemC design rules, and SystemC simulator. The Abstract
22State Machines formalism was used in order to deﬁne the semantics of these components. We
choose ASMs because of the features they provide in order to deﬁne operational semantics of wide
range of programming languages and hardware description languages.
We built our work upon previous work on deﬁnition of SystemC scheduler and basic methods
for some SystemC components, however, we extended the deﬁnition to cover complex parts of
the language, and we used the deﬁnition of scheduler in order to present a deﬁnition of SystemC
simulator. We then deﬁned an abstract SystemC simulator using ASM executable language AsmL,
where SystemC design can be embedded to the model and executed. Then supporting tools for
AsmL can be used for conformance testing, test case generation, or FSM generation for the design.
Our model helps the accurate understanding on the semantic interoperability for system level
designers. It also reduces the learning time and effort by dealing with concise but intuitive and
understandable transition rules. While the rules and explanations presented above are longer than
whatcan be achievedwithothersemanticsformalisms,thereadabilityof theserulesissubstantially
better, specially with a minimal amount of notational overhead. Such explanations and implemen-
tation details can provide a better basis for explainingand understandinga modelinglanguage such
as SystemC.
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